Skip navigation
Power Electronics

SEMATECH to Addressed Critical Supply Chain Challenges and Present Latest Technology Advances at SEMICON West 2013

Through a series of lectures and workshops, SEMATECH addressed R&D challenges and closing key infrastructure technology gaps from July 8-12 at SEMICON West in San Francisco, CA. SEMATECH experts discussed the challenges that are affecting progress in next-generation lithography techniques, new materials and processes for sub-20 nm manufacturing as well as present a variety of advances in new materials and device structures and lithography.

"In order to prepare for major industry transitions that will stress the industry's resources over the next decade, we must evolve our infrastructure collaborations to address rapidly evolving technical and business model challenges," said Dan Armbrust, president and CEO of SEMATECH. "SEMICON West is an important conference that brings together manufacturers, suppliers, developers, academia and research consortia to share knowledge and discuss how to meet these challenges in order to sustain growth into the future."

On July 10, Armbrust participated in SEMI's executive R&D panel, "A Conversation on the Future of Semiconductor Technology." Collaborative research experts addressed the technological and financial challenges in semiconductor design, process technology and manufacturing, and share how technical contributions and synergies from all sectors of the industry are required to achieve industry-wide goals.

SEMATECH experts who are scheduled to speak on the SEMICON West TechXPOT stage, in the North and South Halls of the Moscone Center included:

  • Paul Kirsch, SEMATECH's director of Front End Processes, "Non-Silicon R&D Challenges and Opportunities," July 9
  • Stefan Wurm, SEMATECH's director of Lithography, "EUV Lithography: Status and Outlook," July 10
  • Abbas Rastegar, SEMATECH Fellow "Challenges of Nanodefectivity," July 10 at 11:50 a.m., North Hall
  • Mark Neisser, SEMATECH research manager, "ITRS Front End of Line Technologies: Lithography," July 11

Additionally, SEMATECH hosted several public workshops at the San Francisco Marriott Marquis during SEMICON West:

  • Participants addressed the challenges associated with infrastructure gaps, particle metrology and filtration for the reduction and prevention of nanoparticles in solutions at the SEMATECH Workshop on Nanoparticle Defectivity Issues in Solutions on July 9.
  • Equipment suppliers, semiconductor researchers and device manufacturers discussed how they are applying new inspection and metrology technologies as well as modified or enhanced existing techniques to improve 3D interconnect processes at the SEMATECH Workshop on 3D Interconnect Metrology on July 10.
  • Co-sponsored by SEMI and SEMATECH, the Enabling Supply Chain R&D through Collaboration Workshop identified the most significant affordability challenges for semiconductor R&D and explore new collaborative opportunities that address these challenges on July 10.
  • A half-day preview of this year's International Technology Roadmap for Semiconductors was offered at the Summer ITRS Public Conference on July 11.

Some of SEMATECH's most prominent technologists in the nanoelectronics industry attended SEMICON West.

Hide comments


  • Allowed HTML tags: <em> <strong> <blockquote> <br> <p>

Plain text

  • No HTML tags allowed.
  • Web page addresses and e-mail addresses turn into links automatically.
  • Lines and paragraphs break automatically.