Power Electronics

LVDS SerDes chipset survives temperature extremes

Two new low voltage differential signaling (LVDS) analog interface chips from National Semiconductor Corporation, the SCAN921025H serializer and SCAN921226H deserializer, deliver up to 10 bits of digital data at 20 MHz to 80 MHz over a single point-to-point differential interconnect in backplanes or cable. The serializer/deserializer (SerDes) chipset operates in harsh environments up to 125 degrees Celsius.

Harsh automotive and industrial environments require a SerDes chipset that can withstand high temperatures and noise, and includes testability for continuous, reliable operation. Example applications include high-speed data transfer in electrically noisy factories and video cameras mounted in automotive roof enclosures where high temperatures are common. To enable system testing in these environments, National has integrated built-in self-test (BIST) and JTAG into the SCAN921025H serializer and SCAN921226H deserializer.

"Features such as extended temperature and JTAG further expand our high-speed analog interface market presence in the industrial and automotive segments," said Jeff Waters, product line director for the Communications Interface division at National.

"Automotive and industrial data transfer and display applications demand robust products, and National will continue to meet those needs through innovations in ruggedness and testability."

Technical features of the SCAN921025H and SCAN921226H SerDes chipset National's high-speed LVDS SCAN921025H serializer transforms a 10-bit-wide parallel LVCMOS/LVTTL data bus into a single high-speed serial datastream with embedded clock. The SCAN921226H receives the LVDS serial datastream and converts it back into a 10-bit-wide parallel data bus plus clock.

This single serial data path makes PCB design easier, and the reduced cable, PCB trace count and connector size significantly reduces cost. Another system cost-saving feature comes from embedding the clock in the serial datastream. This eliminates the clock-to-data and data-to-data skew problem.

Upon power-up of the serializer, the engineer can choose to activate the synchronization mode or allow the deserializer to use the lock-to-random-data feature. By using the synchronization mode, the deserializer will establish lock to a signal within specified lock times. By utilizing the lock-to-random-data feature, the receiver synchronizes automatically to raw data without system intervention, training patterns, or the need for an accurate reference clock. This feature is valuable in cable applications where there is no feedback from the receiver to transmitter boards.

The SCAN921025H serializer and SCAN921226H deserializer operate between 20 MHz and 80 MHz, delivering full data payloads from 200 Mbps to 800 Mbps.

This SerDes chipset is compliant with the IEEE 1149.1 standard for boundary scan test. IEEE 1149.1 features provide the design or test engineer access via a standard test access port (TAP) to the backplane or cable interconnects and the ability to verify differential signal integrity. The chipset also features an at-speed built-in self-test (BIST) mode that allows the data transmission path between the serializer and deserializer to be verified at-speed.

Hide comments

Comments

  • Allowed HTML tags: <em> <strong> <blockquote> <br> <p>

Plain text

  • No HTML tags allowed.
  • Web page addresses and e-mail addresses turn into links automatically.
  • Lines and paragraphs break automatically.
Publish